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Abstract: Jiangmen Underground neutrino Observatory (JUNO) is a next generation liquid
scintillator neutrino experiment under construction phase in South China. Thanks to the anti-
neutrinos produced by the nearby nuclear power plants, JUNOwill primarly study the neutrino mass
hierarchy, one of the open key questions in neutrino physics. One key ingredient for the success of
the measurement is to use high speed, high resolution sampling electronics located very close to the
detector signal. Linearity in the response of the electronics is another important ingredient for the
success of the experiment. During the initial design phase of the electronics, a custom design, with
the Front-End and Read-Out electronics located very close to the detector analog signal has been
developed and successfully tested. The present paper describes the electronics structure and the
first tests performed on the prototypes. The electronics prototypes have been tested and they show
good linearity response, with a maximum deviation of 1.3% over the full dynamic range (1-1000
p.e.), fullfilling the JUNO experiment requirements.
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1 Introduction
The Jiangmen Underground Neutrino Observatory (JUNO) [1] is a next generation neutrino experi-
ment under construction in South China. Thanks to the nearby Yangjiang and Taishan nuclear power
plants, JUNO will attack the open question of neutrino mass hierarchy by measuring the inverse
beta decay interactions of reactor anti-neutrinos in the detector. The JUNO detector structure [2] is
quite simple but impressive: a large acrylic sphere (34.5 m diameter), kept in position by a stainless
steel truss, contains almost 20 kton of ultra pure liquid scintillator - Linear Alkyl Benzene as sol-
vent, with the scintillating PPO fluorine (2.5-Diphenyloxazole) and a wavelength shifter (bis-MSB)
diluted. The stainless steel support structure holds the inner vessel and almost 20000 large (20-inch)
PMTs and about 25000 small (3-inch) PMTs [3]. The described central detector will be placed
inside an instrumented water pool that will act both as a Cherenkov muon veto and as shield against
environmental radiation (gammas and neutrons) coming from the rock. Finally, a top tracker made
with the plastic scintillator detectors of the former OPERA [4] experiment at Gran Sasso [5] will
be placed on top of the water pool.
A key ingredient for the measurement of the neutrino mass hierarchy is an excellent but
challenging energy resolution of the central detector: 3% at 1 MeV or better is required. Moreover,
– 1 –
independently of the energy resolution and thanks to the large statistics, JUNO is going to precisely
measure the neutrino mixing parameters, θ12, ∆m221 and ∆m
2
ee with an ultimate sensitivity, below
the 1% level [1]. Beyond mass hierarchy and precision determination of the neutrino oscillation
parameters, a large liquid scintillator detector can give access to valuable data on many topics
in astroparticle physics, like supernova burst and diffuse supernova neutrinos, solar neutrinos,
atmospheric neutrinos, geo-neutrinos, nucleon decay, indirect dark matter searches and a number of
additional exotic searches. A reference to the JUNOrich physics programcan be found elsewhere [1].
The Front-End andRead-Out electronics for the large PMTs system are an important component
and their performance is crucial for the successes of the measurements. This translates in a very
good resolution both in single photon detection and inmulti photon signal. The overall requirements
coming from physics are the following:
• signal range: from 1 p.e. to 100 p.e. with a linear response and charge resolution from 0.1
p.e. to 1 p.e.; this requires that the noise level must remain below 0.1 p.e. for single p.e.
detection.
• background range: from 100 p.e. to 1000 p.e. with a resolution of 1 p.e.
• signal rise time around 2.5 ns. The requirement translates in a bandwidth of about 400 MHz
and therefore a sampling rate of 1Gsample/s is appropriate.
To achieve such goals, considering the detector structure and topology, the Read-Out electronics
has to be positioned very close to the PMTs. This novel concept, compared to legacy large scintillator
based neutrino experiments, (see for instance [6] and [7]), allows to reach the best performances
in terms of signal to noise ratio since the analog part of the signal is digitized at a very early
stage; moreover the data readout throughput is lowered thanks to the reduced number of cables
needed to communicate to the back-end electronics and since local data storage is possible, it opens
the possibility to perform complex signal pre-processing tasks locally, before data is sent to the
DAQ. On top of that, several constraints affect the electronics design: as an example it must satisfy
high reliability criteria since it can’t be repaired or replaced in case of malfunctions or breakdown.
Moreover it has to be designed with low power consumption in mind to minimize the single channel
power consumption and fit in a limited space requirement for the installation.
According to [2] the following guidelines have been identified for the electronics design:
- positioning of the Front-End and Read-Out electronics close to the PMT output signal;
- usage of high speed and high resolution waveform digitizers with large bandwidth;
- exploitation of signal processing and local data storage, very close to the PMT;
- interface to the DAQ and Trigger electronics through Ethernet cables;
- Power over Ethernet and synchronous signals transport (Clock and Trigger) through the same
Ethernet cable;
- single channel power consumption not greater than 10 W;
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- high reliability of the PMT electronics: less than 0.5% of malfunctioning or broken channels
in six years of data taking.
The present paper reports on the result of an R&D effort carried on inside the JUNO collab-
oration to design and test an electronics readout scheme as a possible candidate for the final large
PMT electronics.
2 The electronics scheme
The structure of the electronics is shown in Figure 1.
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Figure 1: Electronics scheme of the JUNO large PMT electronics. The ’wet’ electronics (left) is
connected to the ’dry’ electronics (right) by means of a 100 m long CAT5 cable (middle).
The electronics is split into two parts: one located on the PMT, in the underwater water tank
and henceforth referred to as ’wet’ electronics, and the ’dry’ electronics in the electronics room.
The ’wet’ electronics is made of the following components (see Figure 1, from left to right):
- Base: the PMT voltage divider and splitter;
- High Voltage Unit (HVU): a programmable module which provides the bias voltage to the
voltage divider;
- Global Control Unit (GCU): the intelligent part of the ’wet’ electronics. It receives the analog
signal, digitizes it and processes the digital output.
- Power and Communication Board (PB): the interface to the ’dry’ electronics. It drives
the synchronous Clock (CLK) and Trigger (TRG) links and provides power to the ’wet’
components.
The ’dry’ electronics is composed of the Back End Card (BEC) which receives and sends the
digital data, distributes the power, and handles the synchronous signals (CLK and TRG), the trigger
electronics, which will be described elsewhere, the central JUNO clock synchronized to GPS, and
the power supplies.
The communication between the dry and wet parts uses a standard CAT5e cable. The four
twisted pairs of the cable accommodate:
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Figure 2: Assembly of the prototype boards: lateral (left) and top (right) views.
- an asynchronous down-link using the 100BASE-TX fast ethernet communication standard.
- an asynchronous up-link using the same 100BASE-TX fast ethernet standard.
- a synchronous 62.5 MHz clock signal which is derived from the central JUNO clock.
- a Trigger input sending a digital "1" every 16 ns, if a photon is detected by the PMT. The
trigger decision, initiating the readout of the PMT, is distributed through the asynchronous
down-link.
Power is transmitted through a static voltage difference between the two wires of the twisted pairs.
The digital power is transmitted on both asynchronous links at a voltage of 24 V; the analog power
uses the clock line with the same voltage.
A realization of the prototype boards assembled in a castle-like configuration, before being
coupled to the PMT, is shown in Figure 2. In the lateral view (Figure 2, left), from top to bottom
the following boards can be seen: PB, GCU, an empty shielding board, and the PMT base. The
HVU is on top of the PMT base, touching the shielding board. The diameter of the boards is about
140 mm, while the height of the assembly is about 100 mm. The Ethernet socket, which was used
to test the prototypes, is visible on the top of Figure 2, left.
A full view of the PB, with all the components, is available on the right plot of Figure 2.
Connections between the different boards are made with cables soldered on to the PCBs.
In the following sections, a description of the different boards is given.
2.1 PMT voltage divider and High Voltage Unit
JUNO will deploy, in total, about 20000 large size PMTs of two different types [8]:
- about 5000 dynode PMTs, model R12860, from Hamamatsu Photonics;
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- and about 15000 Micro-Channel Plate Photomultipliers (MCP-PMT), produced by North
Night Vision Technology.
The Hamamatsu R12860 PMT is based on a "Venetian-blind" dynode structure, while the NNVT
PMTs use one micro-channel plate. They need different voltage dividers. Figure 3 shows the
electrical scheme; it can be seen that the high voltage supply to the anode is positive, while the
photocathode is on ground. The signal output is doubled and the maximum signal amplitude is
limited to about 8 V to protect the consecutive electronics from over-voltage. One side of the board
is soldered direclty to the PMT pins. The HVU is mounted on the other side of the board.
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Figure 3: Top: Hamamatsu PMT voltage divider schematics. Bottom: MCP-PMT voltage divider
schematics.
The high voltage is generated by the HVU, a custommodule that converts a 24 V DC voltage to
a high DC voltage (HV) using a cascade of half-wave doublers (Cockroft-Walton multipliers). Such
a system does not need any HV cables or connectors. The module is equipped with an embedded
microcontroller. It monitors all operations and provides a RS485 half-duplex interface to the GCU.
The properties of the HVU are:
- range of HV: 1500 V - 3000 V in steps of 0.5 V.
- ripple: 10 mVptp
- HV long term stability: 0.05%
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- temperature coefficient: 100 ppm/◦C
- maximum output current: 300 µA
2.2 Preamplifier and Analog-Digital Unit
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Figure 4: (a): ADU top side; the main components have been highlighted. (b): ADU logical
scheme.
To allow for maximum flexibility, during the design of the readout electronics, it has been
decided to mount an FMC [13] low-pin-count connector of the GCU board1, which allows to ’plug’
different Analog-Digital Units during the prototyping and testing phase. The ADUs were mounted
on an FMC mezzanine board (see Figure 4a). The ADU receives the input charge, converts it into
a voltage, digitizes the waveform, and sends it to GCU for further processing. The input signal is
connected to the ADU thanks to an SMA connector. As can be seen from Figure 4b, the ADU
consists of a custom Front-End Chip (FEC), two commercial Trans-Impedance Amplifiers (TIA),
two drivers, and two custom ASIC ADCs. The circuit is completed by a Phase Locked Loop (PLL)
and some peripheral circuits. Each ADC digitizes the analog signal at 1 Gsample/s with a nominal
resolution of 14 bits and an effective resolution of about 12 bit, taking into account the digitization
noise. The two preceding drivers amplify the signals with different gain: a low gain with a dynamic
range from 0 to 7.5 V - equivalent to about 1000 pe - and a high gain with a reduced range from 0 to
960 mV equivalent to 128 pe. The output link uses a 14-bit Double Data Rate (DDR) parallel bus,
with the data synchronized to a 500 MHz clock. This sampling clock is generated by an external
Phase-Locked Loop (PLL) mounted on the ADU. It receives the system clock of 62.5 MHz from
the GCU and provides a low jitter (100 fs RMS) 1 GHz clock to the ADC. The circuit is completed
by a Test Pulse Circuit, which can generate a programmable test pulse to check the status of the full
electronics chain.
2.3 Global Control Unit
The Global Control Unit (GCU) is the core of the JUNO readout electronics; Figure 5 shows a
top (left) and bottom (right) photograph of one of the GCU prototypes. The main task is the
1It can be seen on the right part of Figure 5b.
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(a) (b)
Figure 5: GCU prototypes picture: top side (A) and bottom side (B).
acquisition of the PMT waveform, their processing (local trigger generation, charge reconstruction,
and timestamp tagging) and temporary storage before sending it to the data acquisition (DAQ) upon
a trigger request.
A block diagram of the GCU can be seen in Figure 6. The core of the board is a Xilinx
Kintex-7 FPGA (XC7K160T), which is a good compromise between number of available I/O ports,
power consumption, performance and cost. A continuous stream of 14-bit data, sampled at 1
Gsample/s is transferred from the ADC to the FPGA via 14 LVDS lines (500 MHz DDR) The
FPGA is able to handle all the data packaging, processing and buffering. Metadata, containing
for instance the timestamp and the trigger number, is attached to the event segments packages and
stored in the board memory. Upon a trigger request, validated waveforms are sent to the DAQ
event builder via Fast Ethernet. The IPBus Core [9] protocol is used for data transfer, slow control
monitoring, and control operations. It allows a transparent manipulation of the FPGA register
across the Ethernet, allowing to connect the Ethernet network to the I2C, SPI, and UART GCU
local buses. A typical slow control operation is the setting of the PMT High Voltage through the
HVU, which is connected via an optically isolated RS485 interface to the Kintex-7 FPGA; or the
readout of the local GCU temperature sensors. The synchronization and communication protocol,
running on the two synchronous links, is based on the Timing, Trigger and Control (TTC) [10]
protocol, developed at CERN. It provides the capability to exchange data between the GCU and
the BEC, such as trigger timestamps and calibration information, as well as sending trigger input
upstream to the Central Trigger Processor (CTP). A description of the TTC implementation on the
current hardware and discussion of the results can be found elsewhere [11]. The data streams are
DC-balanced. A Clock Data Recovery (CDR) chip in the GCU recovers the master clock of the
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Figure 6: GCU Block diagram. A description of the different parts is given in the text.
experiment from the data stream. The synchronisation is a key feature. It guarantees that all the
20000 local clocks are aligned with the global time within a system clock period of 16 ns.
A critical point in the readout scheme is the capability to handle 8 Gbit/s of raw data, (14
LVDS lines at 500 MHz DDR), from the ADC, continuously. The waveforms need to be stored
while waiting for triggers from the CTP. We expect a trigger latency of about 100 µs. Upon a
trigger, a readout window of pre-defined length will be extracted from the local buffer and sent to
DAQ through the asynchronous link. A circular, level-1 cache is allocated inside the main FPGA
memory. The available block RAM in the Kintex-7 is 11700 Kbits and it allows to store up to
1.4 ms of data. which is well above the required latency.
In normal operation mode a trigger rate of about 1 kHz is expectd. In case of a supernova
explosion, the data rate will rapidly increase by orders of magnitude. The FPGA’s internal cache
will be too small to handle the data. Therefore, a dedicated 2 GByte DDR3 memory has been
added to the GCU. The memory controller supports write operations up to about 21.3 Gbit/s which
is sufficient to handle the incoming data rate and to store two seconds of continuous data. The
usage of a data compression algorithm would further improve the effectively available memory.
Since the GCU will no loger be accessible after the detector will be filled with water and liquid
scintillator, the only interface, Fast Ethernet, has to provide both data readout and remote FPGA
reprogramming. Therefore, the GCU is equipped with a second smaller FPGA (Spartan-6) with
the purpose of ensuring a fail-safe reconfiguration of the Kintex-7, by means of a virtual JTAG
connection, over the IPbus, eliminating the need of a dedicated JTAG connector and cable. As can
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be seen in Figure 6, the two FPGAs are connected to the Physical 100 BASE-T Ethernet switch and
interconnected via JTAG. The virtual JTAG also allows to use the Xilinx debugging tools (Impact
and Chipscope). A custom Xilinx virtual cable server, XVC [12], opens a TCP port for the Xilinx
tools and provides support for the IPbus/UDP protocol bridging the JTAG commands to the GCU’s
JTAG chain via fast Ethernet, passing throughout the IPbus core instantiated in the Spartan-6.
2.4 Power and Communication Board
The Power and Communication Board (PB) provides the power to the ’wet’ electronics and the
interface to the CAT-5e cable that connects to the ’dry’ electronics. Power is transmitted through
the asynchronous data links using a custom Power Over Ethernet (POE) approach: the standard
POE [14] technology is adopted for the power rails, but with a lower voltage (24 V instead of 48 V2)
and without the overhead of the POE protocol. Analog power is conveyed through the clock link.
The CLK signal is AC coupled onto a power rail. The voltage of both power lines can be adjusted
independently to compensate for the power losses over the long 100 m cable.
The PB is connected to the GCU. Data links and a dedicated 12 V (1 A, max) power rail are
provided. From the 12V power rail, the GCUwill generate, internally, all the required voltages. The
PB also connects to the HVU through a low ripple power line. The voltage is in the range between
23 V and 30 V with a maximum allowed current of 80 mA. Three seperate ground potentials are
provided. They are connected to the ’dry’ electronics through the shields of the corresponding
CAT5e cable. There is a digital ground and an analog ground which are connected to each other
at a single point in the ’wet’ electronics in the ADU. A third ground is transported on the outer
shield of the CAT5e cable and connected to the steel housing of the ’wet’ electronics for electrical
shielding.
Thank you!
3V3 1V8 24V6V0
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PMT
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LVDS LVDS
raw POE12V
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FMC
Figure 7: Electronics boards connections schemes. The different signals and power rails routing is
indicated. Details are given in the text.
2Due to high reliability design constraint.
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For the assembly of the boards, the CAT5e cable is soldered onto the PB. Cable ties are
foreseen to hold the cable in place to protect the solder joints from possible stress. The cable will
be split into its pairs, which are then soldered close to the corresponding driveris/receivers located
in different positions on the PCB. A scheme of assembly of the three boards with the signal and
power connections is given in Figure 7.
2.5 Back End Card
The Back End Card (BEC) is the first board of the ’dry’ electronics. It is used as a concentrator
and a bridge between the ’wet’ electronics and the DAQ and trigger systems. The main task of the
BECs is the handling of the data links from/to the reception of the trigger input and the distribution
of the power and the clock to the ’wet’ electronics. One BEC connects to 48 GCUs. Since JUNO
will deploy around 20000 large PMTs, about 420 BEC will be needed. A schematic view of with a
focus on the role of the BEC is presented in Figure 8.
Underwater PMT and electronics
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Figure 8: Logical diagram of the JUNO large PMT electronics, with BEC logical scheme enlight-
ened.
The BEC consists of two parts: the baseboard and the Trigger and Timing (TTIM) FMC
mezzanine card. The baseboard routes all the signals. It compensates the losses due to the long
cables on the incoming signals and connects to trigger, DAQ system, central clock and power
supplies. The readout and slow control data streams which are transmitted over Ethernet, are
passively routed to a commercial POE switch. The BEC baseboard design is shown in Figure 9
(left part).
The PCB is equipped with 48 RJ45 connectors located on the bottom side of the baseboard to
provide the connections to the ’wet’ electronics. Close to the connectors, 48 equalizers are mounted
to handle the upcoming trigger inputs. The output form the 48 differential pairs is connected to
two custom-defined LPC connectors with two serial 0 Ohm resistors in each path. The two LPC
connectors are situated in the middle part of the baseboard, and provide connection to the TTIM.
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Figure 9: Left: BEC baseboard design. Right: Synchronization tests results, eye diagram.
On the top side of the LPC, another 48 differential pairs connect back to the RJ45 connectors for
the down-link trigger validation signals. In total 96 differential pairs are connected to the two LPC
connectors. In the middle of the top part of the baseboard, there is the power connector for the
BEC itself. It is separated from the power supplies for the ’wet’ electronics to allow for flexibility
in the grounding. Since one BEC has 48 identical ports and each port supports bi-directional data
transfer, two ports can be cross-connected for testing. The TTIM can be used to generate 250 Mb/s
PBRS data. The eye diagram shown in Figure 9 (right part), shows a stable bi-directional data
transfer realized connecting two channels on a BEC board through a 100 m long Ethernet cable.
3 Reliability
The ’wet’ electronics cannot be accessed after liquid scintillator filling. As mentioned in the
introduction, JUNO requires less than 1% of the channels should fail during the first six years of
operation. We assume that half of the failures stem from PMTs and their bases, so that less than
0.5% of the electronics may fail, taking also into account failures of the cables and leackage into the
electronics housings. The failure of electronics over time can be described by three major phases
in the so-called bathtub curve (see figure 10). In the beginning of the operation, the failure rate is
dominated by infant mortality. During this phase, devices or components with small defects, like
bad solder joints, fail. For high reliability electronics infant mortality can be overcome with carefull
screening and burn-in. Throughout the useful live-time of a device random failures are dominant,
leading to a constant failure rate. All discussions and definitions in the following sections describe
this random dominated lifetime. At the end of the lifespan the risk increases again due to aging
effects like decreasing chemical stability [16]. In table 1 the relevant acronyms used in reliability
engineering are specified. The essential value is the failure rate λ, expressed in failures in time
(FIT). It is assumed to be constant over the useful lifetime. The probability to fail can be calculated
using an exponential function (eq.3.1):
P(fail) = 1 − e−λ·t (3.1)
The failure rate λ is usually normalized to 109 hours of operation, which shifts typical elec-
tronics to FIT-values of O(1).
– 11 –
Decreasing
Failure
Rate
Constant
Failure
Rate
Increasing
Failure
Rate
Fa
ilu
re
 R
at
e
Wear Out
Failures
Early
 "Infant
    Mortality"
        Failure
Constant (Random)
Failures
Observed Failure
Rate
Time
Figure 10: Development of the failure rate throughout the lifetime of an electronic component [16].
Table 1: Definition of acronyms used in reliability engineering [16].
Terms Definition
Failure Rate λ The failure rate describes number of failures per
time for one component, assuming a constant fail-
ure rate. λ is given in units of FIT.
Failure In Time (FIT) Measure of the number of fails per device
109 hours, e.g. λ = 100 FIT = 100 failures
in 109h.
Mean Time To Failure (MTTF) The Mean Time To Failure is the mean lifetime
under operation before a defect occurs and is con-
sequently the inverse of the failure rate λ = 1MTTF .
Mean Time between Failures (MTBF) is a syn-
onym if the device is repairable.
3.1 Calculating the reliability
A device’s failure rate can be described by the sum of the failures of all included components. The
military handbook MIL-HDBK-217F [15] Notice 2 was used as our baseline and the FIDES [17]
served as a cross-check. The military handbook is a well established tool for estimating the
reliability of a device. It is based on data obtained during operation and uses simple assumptions to
create easily usable models. For the reliability calculation, two different methods are introduced for
different stages of the project: the "part count" and the "part stress" method. The part count method
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is a conservative approach that can be used in the early phase of a project to get an initial estimate of
the reliability. The part stress method refines this estimate at a later state of the development, when
all part parameters, e.g. voltage stress and temperature, are known. The results are conservative but
reasonable for most devices and components [18]. However, for some components with significant
improvements in processing over the last few years, like CMOS-microcircuits, the reliability results
are too negative. Additionally, SMD components are missing in these models, but they play a
crucial part in modern electronics. On top of the failure rate of the components, we need to consider
failures of the PCB assembly. It is calculated with the FIDES guide [17]. The failure rate depends
mainly on the technology, the number of solder joints, the environment of the final assembly, and
the reliability of the manufacturer.
One may either test every component individually or the entire device in a single measurement.
But with the entire device, the problem arises that a failing component may lead to a cascade of
other components failing and the origin of the failure may not be identified. Alternatively, testing
all components by themselves is a valid method too, but as the failure rate of standard components
is very low, many components and a long testing time are needed. A common way to accelerate
the tests is to increase the stress on the component, for example increasing the temperature to
accelerate chemical aging. The simplest way to describe the probability of a device to fail is by an
exponential function. Some assumptions have to be made. The failure rate of the device has to be
constant, which is valid only after infant mortality and before being worn out. The failure rate can
be calculated as
λ =
χ2(2 · ( f + 1),CL) · 109h
2 · t · d · AF (3.2)
Where, λ is the failure rate in 109 hours, f is the number of devices which failed, χ2 is the χ2 value
for (2 · ( f + 1)) degrees of freedom, given a confidence level CL. Finally, t is the test duration in
hours, d is the total number of devices tested, and AF is the acceleration factor, defined for thermal
stress, as in eq.(3.2):
AF = exp
(
Ea
kB
(
1
Tuse
− 1
Tstress
))
(3.3)
Here the activation energy Ea, in eV, the Boltzmann’s constant kB and Tuse and Tstress are the
absolute temperatures (in Kelvin) of the accelerated test and normal use, respectively. If a large
number of failures is observed, the χ2-function may be approximated by the number of failures,
but, usually, the number of failures is small. Typically, a confidence level of 60% is used. The
factor of 109 h normalizes the result. During the test all device have to be operational, i.e. under
power. The early failures result from the defects that occur in production and assembly. They need
to be subtracted from the calculation. We forsee a screening for early failures with some thermal
cycling to suppress infant mortality. The target value for all of the ’wet’ electronics is 95 FIT.
3.2 Power and Communication Board reliability
As an example, the details of the reliability calculation for the PB are presented below. We modified
the design and especially the selection of the components through several interactions to minimize
its failure rate. It was decided to use only components which are qualified by the manufacturers and
FIT values are provided. We use a conservative approach. All components are classified as critical
for the operation of the board. The failure of a temperature sensor is assumed to have the same
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impact as the failure of a truly critial component like the Ethernet transformer. A dedicated code,
ReliabilityCalc3, was developed. The program calculates the reliability using the manufacturer’s
data or the military handbook, including temperature dependencies and stress levels. The failure
rate of the PB with all of its 266 components is estimated at
λ < 40.4 FIT
at a temperature of 40◦C for every component. The temperature was measured with a dummy board
potted in oil, with simple resistors simulating the heat dissipation. The contribution of the different
parts, after optimization, can be seen in figure 11. The failure rate is dominated by one passive
component: the PoE coil 4. Unfortunately, no alternative with a better failure rate could be found.
The right plot of Figure 11 shows the FIT value as a function of temperature. The exponential rise
is dominated by silicon chips, due to their high activation energy.
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Figure 11: Power and Communication Board reliability. Left: single components contribution.
Right: FIT value temperature dependence.
The failure of PB corresponds to about 42% of the budget available to all of the ’wet’ electronics.
Considering the PB holds most of the power electronics this might be acceptable.
Table 2 presents the estimated failure rates of all of the electronics. The major contribution
given by capacitors is somehow expcted due to a relative large number of capacitors on the board
(see Figure 5); moreover, many of those are tantalum capacitors and they can’t be replaced with
ceramic capacitors due to their unaffordable larger dimensions.
Obviously some more optimization is needed to fully reach the goal of 95 FIT. In parallel to
the estimate of the failures in normal operation, we investigated a number of exceptional events,
such as power cuts. We ensured that none of those exceptional events constitutes a significant risk
of failure.
3Available from RWTH Aachen University through https://github.com/JochiSt/ReliabilityCalc, DOI 10.5281/zen-
odo.1134161
4Ethernet magnetics, 749012013, from Würth Electronics
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Unit failure rate Comment
HVU 50 dominated by the HV filter capacitor
GCU 107 dominated by many capacitors
PB 40 see text
dry electronics 0 replaceable
Cables 30
Table 2: Electronics estimated failure rates.
4 Prototyping and tests
Several prototypes of all components of the ’wet’ and ’dry’ electronics were produced. After
extensive standalone tests the ’wet’ electronics was assembled into the stack seen in Figure 7 and
connected through a 100 m CAT5e cable to the prototype of a BEC. Commercial units provided LV
power and the clock signal to the BEC. A preliminary version of the DAQwas used to communicate
with the electronics. The JUNO central trigger was not yet included in the tests. Due to a mistake
in the routing a cable was needed to patch the Ethernet connection between PB and GCU. The
sockets are visible in Figure 2. The ’wet’ electronics was mounted on a JUNO PMT (Hamamatsu
R12860) to create a complete vertical slice of one channel. The PMT assembly was located in a
light-tight box. The vertical slice was intensively tested, then the ’wet’ electronics was potted into
its watertight housing and everything was tested again. The results of the tests are presented below.
4.1 Initial tests
4.1.1 Linearity
To test the linearity of the response, the input was connected to a CAEN Fast Digital Detector
Emulator DT5810. It provides pulses with a fixed rise and decay time, but with a programmable
amplitude. The left panel of Figure 12 shows a sample of simulated signals fed to the electronics:
the amplitudes have been varied from 5 mV up to 200 mV with a default rise and fall time of 30 ns
and 120 ns, respectively.5 For reference, a single photon from the PMT creates a pulse with a
typical amplitude of 10 mV. An external trigger, provided by the DT5810, was used and data were
acquired through the whole electronics chain. The average charges of more than 10000 pulses per
injected charge are plotted on the right side of Figure 12, against the input amplitude. The plot
shows excellent linearity. The maximal deviation from a linear fit is 1.3 %. The result is well inside
the JUNO requirements.
4.1.2 Single photo-electron measurements
Eventually the PMTHVwas adjusted to a gain of (1.75±0.12)·107. The left plot of Figure 13 shows
a few pulses of different amplitude recorded through the full vertical slice. The data show a stable
baseline with no overshoot or wiggles at the tail of the pulses. The rise time of the signal is around
5The measurements were not performed for larger amplitudes since the signal rise times increase dramatically going
to the µs domain.
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Figure 12: Left: DT5810 input signals (smallest amplitude: 5 mV, highest amplitude: 200 mV).
Right: reconstructed charge as a function of the input amplitude.
7 ns and the decay time around 30 ns. The pulses were integrated over 50 ns. The charge spectrum
is shown in Figure 13. The mean amplitude for single p.e. was measured to be 9.39 ± 0.03 mV,
while the average noise level is 0.45± 0.04mV. A signal-to-noise ratio of 20.9± 1.9 was extracted
for single p.e. The fit presented in Figure 13 gives a peak-to-vally ratio of 3.8. The single p.e.
resolution is around 31%. The vertical slice was in stable operation for few days whithout any loss
of data.
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Figure 13: Left: reconstructed pulses for different p.e. values. Right: Single p.e. spectrum. The
spectrum was fitted with 3 Gaussians and an exponential function for the background (black line):
one Gaussian for the noise peak centered at zero, one for the single p.e. contribution (green line)
and the last one for the two p.e component (magenta line).
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4.2 Tests after potting
The electronics is cased by an air-filled, stainless steel housing, which in turn was glued to the neck
of the PMT with several epoxies. The glue joint and the cable feedthrough were covered with a
heat-shrinkable tube as a second layer of leakage protection. The performances were measured
again after the potting procedure. The temperature of the GCUwasmonitored with four temperature
sensors inside the FPGA. The temperature trend, is shown in the left plot of Figure 14. After a fast
initial increase, the temperature stabilizes around 40◦C to 50◦C. There is no significantly change
over the next 220 hours of measurement. During the operation the outside air temperature was
stabilized with ventilation to 25◦C. A somewhat better cooling is expected in water. Position and
width of the baseline were stable during the whole period. From the width we extract a noise level
corresponding to 0.60 ± 0.04 mV. It is shown in the right plot of Figure 14 The signal-to-noise
ratio has been measured to be 18.0 ± 1.6, a value which is compatible, within the statistical error
with that obtained before sealing the PMT with the electronics inside.
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Figure 14: Stability over time. Left: GCU temperatures; a stable temperature of about 40◦C - 50◦C
is reached after 16 hours (about 1000 minutes) after power-on. Right: Noise level as a function of
time, monitored for one week.
We recorded single photon spectra with a pulsed LED in front of the photo cathode. A trigger
generated by the pulse generated was sent to the GCU. The data was recorded through the full
vertical slice. There was no visible change in the rise or decay time of the pulses after potting.
Again the pulses were integrated over 50 ns. The charge spectrum is shown in Figure 15. The
signal-to-noise ratio of the single p.e. signal, which was estimated at about 10, did not significantly
change either. The fit of the charge spectrum is explained in Figure 13. The different contributions
of the fit are reported in Figure 13. The single p.e. resolution is around 34%, which is also
compatible to the results before the potting procedure.
5 Conclusions
JUNO will be the largest liquid scintillator detector ever built for neutrino physics. The scientific
goals put stringent constraints on the performance of the readout electronics. Especially challenging
are the excellent energy resolution required for the determination of the mass hierarchy, the large
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Figure 15: Single p.e. spectrum, after potting.
data rate from supernova events due to the large mass of the detector and the handling of the huge
signals of cosmic muons. The readout electronics of the large PMTs is an essential ingredient for
the success of the experiment. A novel design of the electronics has been presented. The electronics
is mounted on the back end of the PMTs to the PMT output signal, embedded in the watertight
steel housing. A substantial effort has gone into optimizing the reliability of the system. The tests
confirm the expected performance of the whole system. It was verified that the potting does not
degrade the performances.
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